If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below. |
|
|
Thread Tools | Display Modes |
#1
|
|||
|
|||
Definition of Registered and Buffered SDRAM
Hi,
I am trying to find out if buffered and registered are the same thing on PC133 SDRAM. Wikipedia does not seem to mention anything about "registered" or "buffered" SDRAM. Many thanks in advance, Aaron |
#2
|
|||
|
|||
Definition of Registered and Buffered SDRAM
Aaron Gray wrote:
Hi, I am trying to find out if buffered and registered are the same thing on PC133 SDRAM. Wikipedia does not seem to mention anything about "registered" or "buffered" SDRAM. Many thanks in advance, Aaron Yes. See Registered Memory. http://en.wikipedia.org/wiki/Registered_memory |
#3
|
|||
|
|||
Definition of Registered and Buffered SDRAM
Aaron Gray wrote:
Hi, I am trying to find out if buffered and registered are the same thing on PC133 SDRAM. Wikipedia does not seem to mention anything about "registered" or "buffered" SDRAM. Many thanks in advance, Aaron In this example, the terms are used redundantly, as if they had equal value. But with modern synchronous memory technologies (SDRAM/DDR/DDR2), registered is a more precise technical term. http://www.pricegrabber.com/search_a...kwfeed_1/skd=1 With modern memory technologies, the extra interface chip is a register chip, and the address bus is loaded into the register, before the value is driven to the memory chips. So the function is definitely "registered". The register adds a delay of one clock cycle, but the benefit is, that the register chip drives the load of the memory chips, rather than the poor Northibridge. http://en.wikipedia.org/wiki/Registered_memory In the old days, of FPM and EDO DRAM, buffering consisted of an "amplifier". |\ ------| \------ DRAM chip Address buffer on the DIMM, separates | / the DRAM chip load, from the memory bus |/ |\ ------| \--/\ /\ ---- DRAM chip This one is buffered and "dampered". | / \/ \/ A 25 ohm series resistor is added. |/ Modern memory (SDRAM, DDR, DDR2 etc) are clocked memories. They have a clock signal, which coordinates their operation. The FPM and EDO memories mentioned above, used RAS and CAS (strobe signals) for their operation, and were a lot slower. FPM and EDO would allow the above buffering approach to be used, without screwing up the timing that much. The buffer had a delay of about 5 nanoseconds. Higher speed memories could not stand such a technique, due to tighter timing budgets. A registered DIMM has something like this in the address/control bus path. +-------+ The square box stores the address -------|D Q|----- DRAM chip value for one clock cycle. The | | timing is traceable to the clock CLK ---| | signal, and the output side of the +-------+ register is a separate timing path. So the older technologies used an actual buffer chip, and the modern DIMMs now have registers on them. This is a datasheet for a registered PC133. Page 6 shows a schematic of the DIMM. Multiple registers live inside a single chip. There are several register chips in this design. There is also one clock regeneration chip (PLL), that does clock fanout. The diagram shows they make 10 copies of the clock signal, via the clock chip. The copies are used for all the synchronous logic on the DIMM (memory chips and registers). http://download.micron.com/pdf/datas...64_128x72g.pdf On the Micron site, these are referred to as RDIMMs, and the R stands for Register. The alternate type are called UDIMMs, where the U stands for Unbuffered. If you want to find datasheets for the various types, you may have to select the right type first, to get to the correct subsection. HTH, Paul |
#4
|
|||
|
|||
Definition of Registered and Buffered SDRAM
"Pen" wrote in message
... Aaron Gray wrote: Hi, I am trying to find out if buffered and registered are the same thing on PC133 SDRAM. Wikipedia does not seem to mention anything about "registered" or "buffered" SDRAM. Many thanks in advance, Aaron Yes. See Registered Memory. http://en.wikipedia.org/wiki/Registered_memory Thanks, Aaron |
#5
|
|||
|
|||
Definition of Registered and Buffered SDRAM
"Paul" wrote in message ...
Aaron Gray wrote: Hi, I am trying to find out if buffered and registered are the same thing on PC133 SDRAM. Wikipedia does not seem to mention anything about "registered" or "buffered" SDRAM. Many thanks in advance, Aaron In this example, the terms are used redundantly, as if they had equal value. But with modern synchronous memory technologies (SDRAM/DDR/DDR2), registered is a more precise technical term. http://www.pricegrabber.com/search_a...kwfeed_1/skd=1 With modern memory technologies, the extra interface chip is a register chip, and the address bus is loaded into the register, before the value is driven to the memory chips. So the function is definitely "registered". The register adds a delay of one clock cycle, but the benefit is, that the register chip drives the load of the memory chips, rather than the poor Northibridge. http://en.wikipedia.org/wiki/Registered_memory In the old days, of FPM and EDO DRAM, buffering consisted of an "amplifier". |\ ------| \------ DRAM chip Address buffer on the DIMM, separates | / the DRAM chip load, from the memory bus |/ |\ ------| \--/\ /\ ---- DRAM chip This one is buffered and "dampered". | / \/ \/ A 25 ohm series resistor is added. |/ Modern memory (SDRAM, DDR, DDR2 etc) are clocked memories. They have a clock signal, which coordinates their operation. The FPM and EDO memories mentioned above, used RAS and CAS (strobe signals) for their operation, and were a lot slower. FPM and EDO would allow the above buffering approach to be used, without screwing up the timing that much. The buffer had a delay of about 5 nanoseconds. Higher speed memories could not stand such a technique, due to tighter timing budgets. A registered DIMM has something like this in the address/control bus path. +-------+ The square box stores the address -------|D Q|----- DRAM chip value for one clock cycle. The | | timing is traceable to the clock CLK ---| | signal, and the output side of the +-------+ register is a separate timing path. So the older technologies used an actual buffer chip, and the modern DIMMs now have registers on them. This is a datasheet for a registered PC133. Page 6 shows a schematic of the DIMM. Multiple registers live inside a single chip. There are several register chips in this design. There is also one clock regeneration chip (PLL), that does clock fanout. The diagram shows they make 10 copies of the clock signal, via the clock chip. The copies are used for all the synchronous logic on the DIMM (memory chips and registers). http://download.micron.com/pdf/datas...64_128x72g.pdf On the Micron site, these are referred to as RDIMMs, and the R stands for Register. The alternate type are called UDIMMs, where the U stands for Unbuffered. If you want to find datasheets for the various types, you may have to select the right type first, to get to the correct subsection. Thanks for the info, Paul, always good to know. I remember RAS and CAS from the old days of DRAM, 4116's and 4164's I think if my memory serves me correctly ? We have some old Fujitsu-Siemens Primery 470 servers that use buffered ECC PC133 SDRAM's and am trying to buy some cheapish memory for them. Many thanks, Aaron |
Thread Tools | |
Display Modes | |
|
|
Similar Threads | ||||
Thread | Thread Starter | Forum | Replies | Last Post |
PROBLEM! registered versus unbuffered ECC sdram pc133 | smayhew | Homebuilt PC's | 2 | October 21st 04 05:31 PM |
Buffered / burst read speed | GTS | Storage (alternative) | 0 | August 22nd 04 12:26 PM |
Buffered ECC Ram | beav AT wn DoT com DoT au | General | 4 | April 5th 04 01:52 AM |
HD Benchmarking (Sandra Buffered Read/Write) | Fred H | Storage (alternative) | 1 | January 9th 04 05:31 PM |
HD Benchmarking (Sandra Buffered Read/Write) | Fred H | Storage & Hardrives | 0 | January 9th 04 01:56 PM |