A computer components & hardware forum. HardwareBanter

If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.

Go Back   Home » HardwareBanter forum » Processors » Intel
Site Map Home Register Authors List Search Today's Posts Mark Forums Read Web Partners

CFP: 2008 International Workshop on Multi-Core Computing Systems



 
 
Thread Tools Display Modes
  #1  
Old June 5th 07, 12:32 PM posted to comp.sys.intel
Sabri Pllana
external usenet poster
 
Posts: 7
Default CFP: 2008 International Workshop on Multi-Core Computing Systems

We apologize if you receive multiple copies of this call for papers.

************************************************** *********************
2008 International Workshop on Multi-Core Computing Systems
(MuCoCoS'08)
Barcelona, Spain, March 4 - 7, 2008; in conjunction with CISIS'08.
http://www.par.univie.ac.at/~pllana/mucocos08
************************************************** *********************

Context
-------
- The improvement of the processor performance by increasing the clock
rate has reached its technological limits. Increasing the number of
processor cores rather than clock rate can give better performance and
reduce problems like energy consumption, heat dissipation and design
complexity. We are witnessing the emergence of multi-core processors
in all markets from laptops and game consoles to servers and
supercomputers.

Topics of Interest
------------------
- The topics of the workshop include but are not limited to:
- multi-core architectures
- interconnection networks
- multi-core embedded systems
- programming languages and models
- algorithms for multi-core computing systems
- applications for multi-core systems
- performance modeling and evaluation of multi-core systems
- design space exploration
- resource usage optimization
- tool-support for multi-core systems
- compilers, runtime and operating systems

Submission Guidelines
---------------------
- The papers should be prepared using the IEEE CS format (instructions
for LaTex users are available at
http://www.par.univie.ac.at/~pllana/mucocos08/IEEE_CS_Latex.zip),
and no longer than 6 pages. Submitted papers will be carefully
evaluated based on originality, significance to workshop topics,
technical soundness, and presentation quality.
- Submission of the paper implies that should the paper be accepted,
at least one of the authors will register and present the paper at the
workshop. Proceedings of the workshop will be published by IEEE
Computer Society Press. The best papers presented at the workshop will
be selected for publication in an international journal.
- The papers should be submitted electronically via CISIS'08 website
http://www.cisis-conference.eu/

Important Dates
---------------
- Paper submission deadline: October 10, 2007
- Notification: November 30, 2007
- Registration: December 15, 2007
- Final version of the paper: January 15, 2008
- Workshop: March 4 - 7, 2008

Keynote Speaker
---------------
- David A. Bader
http://www-static.cc.gatech.edu/~bader/
Head of the Sony-Toshiba-IBM center of competence for the Cell BE
processor.

Workshop Co-chairs
------------------
- Leonard Barolli
, Fukuoka Institute of Technology, Japan
- Sabri Pllana
, University of Vienna, Austria
- Fatos Xhafa
, Polytechnic University of Catalonia, Spain

Program Committee
-----------------
- David A. Bader, Georgia Institute of Technology, USA
- Leonard Barolli, Fukuoka Institute of Technology, Japan
- Siegfried Benkner, University of Vienna, Austria
- Luca Benini, University of Bologna, Italy
- Rajkumar Buyya, University of Melbourne, Australia
- Michael McCool, University of Waterloo, and RapidMind Inc., Canada
- Lasse Natvig, Norwegian University of Science and Technology, Norway
- Sabri Pllana, University of Vienna, Austria
- Vivek Sarkar, IBM Research, T.J. Watson Research Center, USA
- Thomas Sterling, Caltech and Louisiana State University, USA
- Jesper Larsson Träff, C&C Research labs, NEC Europe Ltd, Germany
- Manolis Vavalis, CERETETH, Greece
- Brian Vinter, University of Copenhagen, Denmark
- Fatos Xhafa, Polytechnic University of Catalonia, Spain
- Hans Zima, University of Vienna, Austria, and JPL/Caltech, USA




 




Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
Best Multi-chip multi-core mobo question Mike[_7_] General 4 May 14th 07 08:11 AM
Oracle gives in on multi-core processors Yousuf Khan General 0 December 20th 05 05:54 AM
Acronis True Image, Partition Magic and Multi-boot Systems Harvey Gratt Storage (alternative) 0 November 4th 04 04:36 PM
CFP - Extended Deadline (12 June) - Workshop on Scalable File Systems and Storage Technologies Vijay Velusamy Storage & Hardrives 0 June 8th 04 04:53 AM
Question: memory layout multi proc. for Opteron systems?? [email protected] General 7 November 12th 03 05:21 AM


All times are GMT +1. The time now is 01:36 AM.


Powered by vBulletin® Version 3.6.4
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Copyright ©2004-2024 HardwareBanter.
The comments are property of their posters.