A computer components & hardware forum. HardwareBanter

If this is your first visit, be sure to check out the FAQ by clicking the link above. You may have to register before you can post: click the register link above to proceed. To start viewing messages, select the forum that you want to visit from the selection below.

Go Back   Home » HardwareBanter forum » Processors » Intel
Site Map Home Register Authors List Search Today's Posts Mark Forums Read Web Partners

AMD retires 3DNow! instruction set



 
 
Thread Tools Display Modes
  #1  
Old August 23rd 10, 04:35 PM posted to comp.sys.ibm.pc.hardware.chips,comp.arch,comp.sys.intel
Yousuf Khan[_2_]
external usenet poster
 
Posts: 1,296
Default AMD retires 3DNow! instruction set

I think it's good that somebody isn't afraid to remove support for
certain legacy instruction sets in the x86 world. It's not that software
will fail because of it, since the proper way to implement support for
it was to check its flag with the CPUID instructions.

Yousuf Khan

***

HEXUS.net - News :: AMD retires 3DNow! instruction set : Page - 1/1
"There are two commands that will survive the retirement, though, and
those are PREFETCH and PREFETCHW. AMD is integrating these commands
into a class of their own and will continue to include them in future CPUs."
http://www.hexus.net/content/item.php?item=26063
  #2  
Old August 24th 10, 09:15 AM posted to comp.sys.ibm.pc.hardware.chips,comp.arch,comp.sys.intel
Jim[_31_]
external usenet poster
 
Posts: 115
Default AMD retires 3DNow! instruction set

"Yousuf Khan" wrote in message
...
I think it's good that somebody isn't afraid to remove support for certain
legacy instruction sets in the x86 world. It's not that software will fail
because of it, since the proper way to implement support for it was to
check its flag with the CPUID instructions.

A few programs did an Intel check for SSE not allowing the AthlonXP to use
them so never under estimate the lazyness of a programmer. But 3DNow was
only useful on the K6-2 (Quake, video drivers, and some encoders are the
only things I know that used it) which could be run on a K6 so
if CPUID==AuthenicAMD (use 3DNow! is unlikely. Running LAME with --noasm
3dnow make no speed difference on my A64.
AMD optimized GCC compiled (-m3dnow/-march=k6-2/athlon) programs might not
run but that shouldn't be a problem.


 




Thread Tools
Display Modes

Posting Rules
You may not post new threads
You may not post replies
You may not post attachments
You may not edit your posts

vB code is On
Smilies are On
[IMG] code is On
HTML code is Off
Forum Jump

Similar Threads
Thread Thread Starter Forum Replies Last Post
Lack of bit field instructions in x86 instruction set because of patents ? Skybuck Flying[_2_] Homebuilt PC's 24 March 10th 09 05:34 PM
Intel Pentium, AMD K5 and Cyrix 686 IA-32 Instruction Sets Mark Hobley[_2_] General 1 October 20th 08 11:15 AM
AMD published R600 instruction set. Jan Panteltje General 1 June 14th 08 11:48 PM
Intel Prescott new instruction set & Win XP (?) Ricardo Delazy Intel 0 January 1st 04 12:18 PM


All times are GMT +1. The time now is 11:27 AM.


Powered by vBulletin® Version 3.6.4
Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Copyright ©2004-2024 HardwareBanter.
The comments are property of their posters.